

WHAT IS CLAIMED IS:

1 1. A method for synchronizing the data interchange in a semiconductor substrate
2 integrated electronic circuit comprising a transmitter block and a receiver block connected
3 through a communication network, comprising:

4 generating a data signal having a transmission period on a first line that from said
5 transmitter block must be received by the receiver block;

6 generating on a second line a congestion signal from the receiver block to the
7 transmitter block when a congestion event of the receiver block occurs in order to interrupt the
8 transmission of said data signal; and

9 generating on a third line a synchro signal starting from said transmitter block,
10 this synchro signal indicating to the receiver block that the data signal comprises a new datum,
11 and in that the congestion signal interrupts also the transmission of said synchro signal when a
12 congestion event of the receiver block occurs.

1 2. The method for synchronizing the data interchange according to claim 1, wherein
2 said synchro signal is delayed with respect to the data signal.

1 3. The method for synchronizing the data interchange according to claim 2, wherein
2 said synchro signal is delayed by half transmission period with respect to the data signal.

1 4. The method for synchronizing the data interchange according to claim 1, further
2 including reading, by the receiver block, of the data signal with a different sampling period from
3 the transmission period of the transmitter block.

1 5. The method for synchronizing the data interchange according to claim 1, further
2 including reading, by the receiver block, of the data signal with a lower sampling period than the
3 transmission period of the transmitter block.

1 6. The method for synchronizing the data interchange according to claim 1, wherein
2 said first, second and third lines are split in corresponding stages, each stage being separated
3 through a corresponding repeater, the repeaters of the first and third lines being of the tristate
4 type and being driven by the repeater of the second line when a congestion event occurs at the
5 receiver block so that the data signal and the synchro signal are stored in the stages of the first
6 and third lines.

1 7. The method for synchronizing the data interchange according to claim 6, wherein
2 said stages have an elementary delay which must be lower than half the transmission period.

1 8. The method for synchronizing the data interchange according to claim 1, further
2 including generating, on a couple of further lines, a couple of unidirectional signals indicating
3 the transmission direction between said transmitter block and said receiver block, a negotiation

CUSTOMER NO. 23932

PATENT APPLICATION
Docket #61181-11USPX

- 4 to define the transmission direction being controlled by a further transmission request signal
- 5 driven by the receiver block.

1 9. An integrated electronic circuit being integrated on a semiconductor substrate
2 comprising a transmitter block and a receiver block connected through a communication
3 network, said communication network comprising a first line for a data signal, a second line for a
4 congestion signal, and a third line for a synchro signal, wherein said first, second and third lines
5 are split in corresponding stages, each stage being separated through a corresponding repeater,
6 the repeaters of the first and third lines being of the tristate type and being driven by the repeater
7 of the second line when a congestion event of the receiver block occurs so that the data signal
8 and the synchro signal are stored in the stages of the first and second lines.

1 10. The integrated electronic circuit of claim 9 wherein said signal line comprises a
2 couple of further lines for a couple of unidirectional signals indicating the transmission direction
3 between said transmitter block and said receiver block, a negotiation to define the transmission
4 direction being controlled by a further transmission request signal driven by the receiver block.

1 11. An architecture for manufacturing an integrated electronic circuit being integrated
2 on a semiconductor substrate comprising a transmitter block and a receiver block connected
3 through a communication network, said communication network comprising a plurality of signal
4 lines each split in elementary blocks, each block being separated through a repeater, said
5 elementary blocks being connected to said receiver and transmitter blocks through interface
6 devices equipped with unidirectional signals.

1 12. The architecture according to claim 11, wherein said signal lines comprise a
2 couple of further lines carrying unidirectional signals indicating the transmission direction
3 between said transmitter block and said receiver block, a negotiation to define the transmission
4 direction being controlled by a further transmission request signal driven by the receiver block.

1 13. The architecture according to claim 11, wherein each elementary block is realized
2 through a multiplexer 2x2.

1 14. A communication protocol, comprising:
2 transmitting along with a data signal a synchronization signal indicating to a
3 receiving entity that the data signal comprises new datum; and
4 inhibiting transmission of the synchronization signal in response to an indication
5 received from the receiving entity of the existence of a congestion condition at the receiving
6 entity.

1 15. The protocol as in claim 14, wherein the data signal is communicated on a first
2 communication line and the synchronization signal is communicated on a second communication
3 line.

1 16. The protocol as in claim 15, wherein the indication of the existence of a
2 congestion condition at the receiving entity is received over a third communication line.

1 17. The protocol as in claim 14 further including inhibiting transmission of the data
2 signal in response to the indication received from the receiving entity of the existence of a
3 congestion condition at the receiving entity.

1 18. The protocol as in claim 14 wherein transmitting comprises sending the
2 synchronization signal delayed with respect to the data signal.

1 19. A communication system, comprising:
2 a first communication block;
3 a second communication block;
4 a communication network interconnecting the first and second communication
5 blocks, the communication network comprising:
6 a first communication line for carrying a data signal;
7 a second communication line for carrying a congestion signal; and
8 a third communication line for carrying a synchronization signal, wherein
9 the synchronization signal is active whenever the data signal on the first communication line is
10 new datum and inactive whenever the congestion signal on the second communication line is
11 active.

1 20. The system of claim 19, wherein the first, second and third communication lines
2 are each split into corresponding stages, further comprising:
3 a repeater device separating consecutive ones of the stages.

1 21. The system of claim 20, wherein the repeater devices for the first and third
2 communication lines are of a tristate type wherein the repeater devices of the second
3 communication line drive the tristate operation of the repeater devices for the first and second
4 communication lines in response to the congestion signal being active so that the data signal and
5 the synchronization signal are stored in stages of the first and second communication lines.

1 22. The system of claim 19, wherein the first, second and third communication lines
2 are bi-directional, further including:

3 a transmit signal line; and

4 a receive signal line;

5 wherein the transmit and receive signal lines interconnect the first and second
6 communication blocks, and control signals thereon specify which of the first and second
7 communication blocks is a transmitter of the data signal and which of the first and second
8 communication blocks is a receiver of the data signal.

1 23. The system of claim 22, further including a request signal line that interconnects
2 the first and second communication blocks, and a control signal thereon used to negotiate which
3 of the first and second communication blocks is to be transmitter/receiver.

1 24. The system of claim 19, wherein transmission of the data signal on the first
2 communication line is inhibited whenever the congestion signal on the second communication
3 line is active.

1 25. The system of claim 19, wherein the active synchronization signal is delayed with
2 respect to transmission of the data signal on the first communication line.